Paper

# Two-step Poly-Si Through-silicon via for High-temperature Process of Bioprobe

Taiki Yasui*	Non-member,	Shota Yamagiwa*	Non-member
Hiroshi Kubo*	Non-member,	Shinnosuke Idogawa*	Non-member
Yoshihiro Kubota*	Non-member,	Takeshi Kawano <sup>*a)</sup>	Member

(Manuscript received April 27, 2018, revised Aug. 21, 2018)

TSV (Through-Silicon Via) is a technology, which realizes an electrical connection from the surface to the backside of the silicon (Si) substrate, offering advantages of device minimization for bioprobe applications. To realize the TSV, copper (Cu) has widely been used as the via material. However, Cu cannot be used for a high temperature process (e.g., 700°C for Si growth process). To realize TSVs for high temperature processes, here we propose a poly-Si–based 'two-step TSV', which consists of different hole sizes at the surface and bottom of the Si substrate. By utilizing deep reactive-ion etching (RIE), a 50- $\mu$ m-diameter and 240- $\mu$ m-depth hole was formed on the backside of the substrate, while a 12- $\mu$ m-diameter and 10- $\mu$ m-depth one was formed on the surface side of the substrate with the same alignment. The TSV is then filled with heavily-doped poly-Si, which is simultaneously deposited in the process of Si<sub>2</sub>H<sub>6</sub> gas-based vapor-liquid-solid (VLS) growth of Si-microneedles. The current-voltage characteristics of the fabricated TSV show a linear behavior with a resistance of 6 k $\Omega$ , confirming the feasibility of the proposed TSV.

Keywords : through-silicon via (TSV), poly-Si, bioprobe, VLS growth

### 1. Introduction

TSV<sup>(1)-(4)</sup> is a technology, which realizes an electrical connection from the surface to the backside of the Si substrate. The TSV includes several advantages of miniaturization, high-densification, and multi-terminal of the device. Taking these advantages of the TSV, bio-signal recording needle-electrode arrays with vertical multiple electrical connections within a small device's geometry, can be realized.

For the bioprobe application, we have proposed vertically aligned high-density Si-microwires on a Si substrate by VLS growth at a growth temperature of  $> 700^{\circ}C^{(5)(6)}$ . However, surface-sided device interconnections cause device issues, including a low density of the electrode array and increase in the area of the device substrate (e.g.,  $> 8 \text{ mm} \times 3 \text{ mm}$  for 11ch electrode device<sup>(7)</sup>). The next step of our Si-microwire–based bioprobe device is to be fabricated on the TSV substrate for the device minimization (e.g.,  $< 1 \times 1 \text{ mm}^2$ ) with a high array density (e. g.,  $\sim 100 \mu \text{m}$  in pitch).

To realize TSV, copper (Cu) as the via material has been used. However, Cu can not be used for a high temperature process (e.g., 700°C for VLS growth). In addition, the thermally diffused Cu into the Si substrate changes the properties of the devices (e.g., electrical properties of Si-MOSFET). To avoid this process issue, instead of the use of Cu, an Si-based TSV has been proposed<sup>(4)</sup>. However, fabricating the Si-TSV with a high aspect ratio is still problematic. The other issue of the Si-TSV is the insulation of such a high-aspect-ratio TSV by filling the trench with silicon dioxide (SiO<sub>2</sub>).

To realize TSVs for high temperature processes, here we propose a poly-Si–based 'two-step TSV' (Fig. 1), in which the inside of the via hole is covered with heavily-doped poly-Si for the electrical connection from the surface to the backside of the substrate. In addition, the TSV consists of different hole sizes at the surface and bottom of the Si substrate, realizing the minimization of the TSV-hole at the device surface (< 10  $\mu$ m in diameter).

With a conventional TSV process, in order to fabricate an < 10  $\mu$ m diameter via hole for a thick Si-substrate (e.g., > 250  $\mu$ m in thickness), the via hole should be formed with a high aspect ratio (Fig. 2). Our proposed two-step TSV solves this process issue by fabricating holes from both sides of the substrate (top and back sides) with the different diameters. The TSV process includes two advantages; i) reduction of hole-size (e.g., < 10  $\mu$ m in diameter) at the device side and ii) small amount of poly-Si for filling the hole. In addition, due to the material of poly-Si, the TSV is simultaneously formed in the process of Si<sub>2</sub>H<sub>6</sub> gas–based VLS growth of Si-microneedles.

# 2. Fabrication Process

The process starts with a 250-µm-thick (111)-Si wafer, which has a thermal oxide layer (~1 µm-thick). To form a via hole from the substrate backside, the SiO<sub>2</sub> on the backside was patterned with the diameter of ~50 µm, and then substrate was etched by Deep RIE. The same process was repeated on the surface side with the diameter of ~10 µm (Fig. 3 (a)). After the via formation, the substrate was thermally oxidized to form SiO<sub>2</sub> (0.5 µm-thick) inside the via for the substrate insulation. Pt electrode at the backside of the substrate for the electrical connection was formed

a) Correspondence to: Takeshi Kawano. E-mail: kawano@ee.tut. ac.jp

<sup>\*</sup> Toyohashi University of Technology

<sup>1-1,</sup> Hibarigaoka, Tempaku-cho, Toyohashi, Aichi 441-8580, Japan



Fig. 1. Poly-Si-based 'two-step TSV' for bioprobe array device. (a) A cross-sectional view of vertical needle-electrode with the TSVs. (b) Schematic of the proposed bioprobe array device. Taking advantages of the TSV, bioprobe devices with multiple electrical connections within a small device's geometry can be realized.



Fig. 2. Geometrical comparison of TSV structure between conventional and proposed 'two-step'. Depths of top-hole  $(50 \ \mu\text{m})$  and bottom-hole  $(200 \ \mu\text{m})$  are design values.

by sputtering and lift-off processes. To form the Si microneedle by gold (Au)-catalyzed VLS growth with the Si gas source [a mixture gas of 1% phosphine (PH<sub>3</sub>) diluted in 99% hydrogen as a dopant gas and 100% disilane (Si<sub>2</sub>H<sub>6</sub>) as source gas for the Si needle growth]<sup>(6)</sup>, Si substrate was exposed by patterning the SiO<sub>2</sub> layer. At the exposed Si substrate, an Au dot for the VLS growth was placed by evaporation and lift-off. With a 200-nm-thick and 6-µm-diameter Au pattern, a 200-µm-long Si-microneedle with a 10 µm diameter was formed by the VLS growth. Simultaneously,



Fig. 3. Fabrication process steps of two-step poly-Si TSV. (a) Fabrication of the via-hole and thermal oxidation. (b) Simultaneous poly-Si fill and Si-microneedle growth by  $Si_2H_6$  gas-based VLS growth. (c) Device metallization (e.g., Au) and encapsulation (e.g., parylene) (data not shown in this paper).

the poly-Si deposits inside the via hole during the VLS growth, resulting in the electrical connection from the surface to the backside of the substrate via the conductive poly-Si. Poly-Si at the surface side of the substrate was patterned by RIE with photoresist mask (Fig. 3 (b)). For the poly-Si patterning at the device backside, we use  $XeF_2$  etching with photoresist mask (Fig. 3 (c)).

# 3. Results

**3.1** Fabricated Two-step Poly-Si TSV Figure 4 shows SEM images taken from each process step in the fabrication of the two-step TSV. The first hole, which has the diameter of 50  $\mu$ m and the depth of 240  $\mu$ m, was formed on the backside of the substrate by Deep-RIE with SF<sub>6</sub> and C<sub>4</sub>F<sub>8</sub> gases (Fig. 4 (a) and (b)) (design values of diameter and depth of the hole were 50  $\mu$ m and 200  $\mu$ m, respectively). With the same RIE process, the second hole with the diameter of 12  $\mu$ m and the depth of 10  $\mu$ m was formed on the surface of the substrate (Fig. 4 (c)) (design values of diameter and depth of the hole were 10  $\mu$ m and 50  $\mu$ m, respectively). Figure 4 (d) shows the SEM image, taken from the backside of the substrate, confirming a smaller hole (2nd RIE) formed inside the larger hole



Fig. 4. Schematics and SEM images of each process step, and SEM observations of fabricated two-step poly-Si TSV. (a), (b) Schematic and SEM image of backside hole. (c), (d) Schematic and SEM image of the top-hole. (e), (f) Schematic and SEM image of the two-step TSV after the poly-Si deposition: cross sectional SEM image of the top-hole (f1), cross sectional SEM image at the corner section between the top and the bottom holes (f2), cross sectional SEM image of the sidewall of the bottom-hole (f3), and cross sectional SEM image at the edge of the bottom-hole (f4).

(1st RIE). After forming Pt pad at the backside (sputtering and lift off), the microneedle was formed by VLS growth, while the poly-Si was deposited inside the via hole (Fig. 4 (e)).

Thickness of the poly-Si formed inside the via hole varied, depending on the section of the via hole. Figure 4 (f) shows a set of enlarged SEM images of poly-Si/SiO<sub>2</sub>/Si system taken at each

section of a via hole. Figure 4 (f1) is the top-hole with the diameter of 12  $\mu$ m and the depth of 10  $\mu$ m, showing that the inside of the hole including the edges were covered with the poly-Si layer. The poly-Si layer is observed continuously from the top-hole to the bottom-hole (Fig. 4 (f2)). Figure 4 (f3) shows the middle section of the hole, showing the poly-Si with the thickness



Fig. 5. SEM images of fabricated Si-microneedles. (a) SEM image of a  $3 \times 4$  array of the microneedles. (b) SEM image of a microneedle, with the height of 214  $\mu$ m. (c) SEM image of the tip-section of the needle. The tip diameter is 2.5  $\mu$ m. (d) SEM image of the top-hole of a via, showing that the hole is fully filled with poly-Si.

of  $0.6 \,\mu\text{m}$ . At the bottom-hole, the edge is also covered with the poly-Si layer (Fig. 4 (f4)). Due to the thickness of Pt of 200 nm, Pt-layer between the Poly-Si and back-side substrate (SiO<sub>2</sub>) was not observed clearly.

The poly-Si deposition at 720°C also resulted in the VLS growth of Si-microneedle from the catalyzed Au dots. Figure 5 (a) shows an array of 12 microneedles by the VLS growth for the growth time of 180 min. The gaps between these needles are 100  $\mu$ m and 120  $\mu$ m, respectively. The length and tip-diameter of each needle were 214  $\mu$ m and 2.5  $\mu$ m, respectively (Fig. 5 (b) and (c)). Figure 5 (d) shows the top-via of a TSV, indicating that the via hole is filled with the poly-Si.

# 3.2 Electrical Properties of Two-step Poly-Si TSV

Figure 6 (a) shows the current-voltage characteristics of the fabricated two-step poly-Si TSV, measured by using a prober station (PM8, SUSS MicroTec, Germany) and a semiconductor parameter analyzer (4200, Keithley Instruments, USA). Herein, a probe of tungsten made contact with the surface-sided contact pad of heavy doped poly-Si (n-type), while the other back-sided contact pad of the poly-Si was in contact with the metal plate of the prober station. Diameters of the top and bottom of the measured via hole are 12  $\mu$ m and 50  $\mu$ m respectively. Lengths are 10  $\mu$ m for the top hole and 240  $\mu$ m for the bottom hole. Current-voltage



Fig. 6. Current-voltage characteristics of fabricated two-step poly-Si TSV.

characteristics of the TSV show the linear behavior with the resistance of 6  $k\Omega.$ 

# 4. Discussion

To achieve an array of microneedles for bioprobe application, we fabricated two-step poly-Si TSVs, with a measured resistance of  $6 k\Omega$ . The resistance was not consistent with the theoretical value of 643  $\Omega$ , which is obtained by using the poly-Si resistivity of 0.02 Ωcm (experimentally measured value) and the TSV's geometry. The reason of the resistance inconsistency is probably due to the uniformity of the thickness of poly-Si. The theoretical resistance of TSV is calculated by assuming a uniform thickness of the poly-Si of 0.6 µm. However, the thickness of the poly-Si formed inside the via hole varied, depending on the section of the via hole, as confirmed in the SEM observations (Fig. 4 (f)). Figure 4 (f2) shows the middle portion of the via hole, showing the thinnest poly-Si in the TSV system. Such thin poly-Si sections dominate the overall resistance of the whole TSV system (6 k $\Omega$ ).

The thickness of poly-Si depended on the substrate temperature. Figure 4 (f1) shows the top-hole of a TSV, which is not fully filled with the poly-Si. These TSVs were observed at the edge on the Si substrate. Herein, the substrate used in the poly-Si deposition (VLS growth) was two inch Si-wafer, which was heated at 720°C with a resistive heater. On the other hand, although the same parameters of process gas (PH<sub>3</sub> and Si<sub>2</sub>H<sub>6</sub>) were used, we observed a fully filled top-hole of the TSV at the center portion in the Si wafer, due to the temperature of the wafer center portion being higher than that of the edge. To form fully filled top-holes with the poly-Si in the entire wafer, one way is to use a smaller diameter for top-holes (e.g., 2 µm) located at the wafer edge. The other way is to heat the wafer uniformly, by using a several zoned heater system for the graded heating (higher temperature for the wafer-edge and lower temperature for the wafer-center).

We demonstrated the fabrication of two-step poly-Si TSVs for a high-density Si-microneedle array device. For the device completion, additional processes including device metallization for both needles and device interconnections are necessary<sup>(7)(8)</sup>. The metallization can be realized by metal sputtering (e.g., Au with a binding layer of titanium). After the device metallization, the sidewall of each microneedle and device interconnection can be insulated by forming an insulator (e.g., biocompatible layer of parylene-C), while the tip-section of the needles is exposed (Fig. 3 (c)).

#### 5. Conclusion

In summary, we have proposed a poly-Si-based two-step TSV for the high temperature process of a VLS growth (> 700°C)-based Si-microneedle electrode array. The fabricated TSV shows the two step geometry, which inside is covered with a layer of heavily-doped poly-Si for the electrical connection. Current-voltage characteristics of the fabricated TSV show a linear behavior with the resistance of 6 kΩ. Although, additional processes of device metallization and encapsulation will be required for device completion, these results suggest the feasibility of the proposed TSV.

#### Acknowledgements

This work was supported by Grants-in-Aid for Scientific Research (B) (No. 17H03250), for Young Scientist (A) (No. 26709024), and Strategic Advancement of Multi-Purpose Ultra-Human Robot and Artificial Intelligence Technologies program from NEDO. Y.K. was supported by the Leading Graduate School Program R03 of MEXT.

# References

- S. J. Bleiker, et al. : "High-Aspect-ratio through silicon vias for high-frequency (1)application fabricated by magnetic assembly of gold-coated nickel wires" IEEE Trans. Components, Packag. Manuf. Technol., Vol.5, No.1, pp.21-27 (2015)
- A. C. Fischer, et al. : "Wire-bonded through-silicon vias with low capacitive (2)substrate coupling", J. Micromechanics Microengineering, Vol.21, No.8, 085035 (2011)
- (3)T. Ebefors, et al. : "The development and evaluation of RF TSV for 3D IPD applications", 2013 IEEE Int. 3D Syst. Integr. Conf. 3DIC 2013 (2013)
- T. Bauer : "High Density Through Wafer Via Technology", System, Vol.3, (4)pp.116-119 (2007)
- (5)T. Kawano, et al. : "Electrical interfacing between neurons and electronics via vertically integrated sub-4mu; m-diameter silicon probe arrays fabricated by vapor-liquid-solid growth", Biosens. Bioelectron., Vol.25, No.7, pp.1809-1815 (2010)
- (6) A. Ikedo, T. Kawashima, T. Kawano, and M. Ishida : "Vertically aligned silicon microwire arrays of various lengths by repeated selective vapor-liquid-solid growth of n -type silicon/n -type silicon", Appl. Phys. Lett., Vol.95, No.3, 033502 (2009)
- A. Fujishiro, H. Kaneko, T. Kawashima, M. Ishida, and T. Kawano : "In (7) vivo neuronal action potential recordings via three-dimensional microscale needle-electrode arrays", Sci. Rep., Vol.4, 4868 (2014)
- H. Sawahata, et al. : "Single 5 µm diameter needle electrode block modules (8) for unit recordings in vivo", Sci. Rep., Vol.6, No.1, 35806 (2016)

# Taiki Yasui



(Non-member) completed his B.S. in 2016 from the Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology, Japan. He is pursuing his M.S. at the same institution.

#### Shota Yamagiwa



(Non-member) completed his M.S. in 2012 and Ph.D. in 2016 in the Department of Electrical and Electronic Engineering, Toyohashi University of Technology, Japan. From 2016-2018, He was working as a Postdoctoral Research Fellow in the Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology, Japan.

Hiroshi Kubo



(Non-member) completed his B.S. in 2016 and his M.S. in 2018 from the Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology, Japan.



Shinnosuke Idogawa (Non-member) completed his B.S. in 2016 and his M.S. in 2018 from the Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology, Japan.

#### Yoshihiro Kubota



(Non-member) completed his B.S. in 2013 in the Department of Electrical and Electronic Engineering, his M.S. in 2015 and Ph.D in 2018 in the Department of Electrical and Electronic Information Engineering Toyohashi University of Technology, Japan. From 2016–2017, he was a visiting student in the Department of Mechanical Engineering, University of California, Berkeley, USA.

#### Takeshi Kawano



(Member) completed his M.S. in 2001 and Ph.D. in 2004 at the Department of Electrical and Electronic Engineering, Toyohashi University of Technology, Japan. From 2004–2005, he was a Postdoctoral Research Fellow at the same institution. From 2005– 2007, he was a Postdoctoral Research Fellow (Japan Society for the Promotion of Science Postdoctoral fellowship for research abroad)in the Department of

Mechanical Engineering, Berkeley Sensor and Actuator Center (BSAC), University of California, Berkeley, USA. From 2007–2010, he was an Assistant Professor, Department of Electrical and Electronic Engineering, Toyohashi University of Technology, Japan. Since 2010, he has been a PRESTO Researcher, Japan Science and Technology Agency (JST), as well as an Associate Professor, Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology, Japan.